1. Introduction {#sec1-sensors-18-03340}
===============

Integrated-circuit (IC) technologies progress with each passing day. Trendily, the physical size of components decreases, the gate-oxide layer of transistors becomes thinner, and the junction depth becomes shallower. Consequently, smaller transistors are more vulnerable to the electrostatic-discharge (ESD) transient, and have a considerably higher failure rate \[[@B1-sensors-18-03340],[@B2-sensors-18-03340],[@B3-sensors-18-03340],[@B4-sensors-18-03340],[@B5-sensors-18-03340],[@B6-sensors-18-03340]\]. The laterally-diffused metal-oxide-semiconductor field-effect transistor (LDMOSs) are often used in many integrated circuits of automotive electronics, power management circuits, power electronics, and communication modules \[[@B7-sensors-18-03340],[@B8-sensors-18-03340],[@B9-sensors-18-03340],[@B10-sensors-18-03340],[@B11-sensors-18-03340],[@B12-sensors-18-03340]\] under high-voltage operation situations, owing to their distinguished characteristics, including being able to operate at a high blocking voltage and high conduction current. Because the device structure of a high-voltage (HV) LDMOS is complicated, designing an ESD protection unit into HV circuits is challenging \[[@B13-sensors-18-03340],[@B14-sensors-18-03340],[@B15-sensors-18-03340],[@B16-sensors-18-03340],[@B17-sensors-18-03340],[@B18-sensors-18-03340],[@B19-sensors-18-03340]\]. ESD reliability is increasingly valued today---unfortunately, compared with low-voltage processes, HV processes have a lower robustness for ESD and electrical overstress (EOS) \[[@B20-sensors-18-03340],[@B21-sensors-18-03340],[@B22-sensors-18-03340],[@B23-sensors-18-03340],[@B24-sensors-18-03340]\]. Thus, the design of HV ESD protection is worthy of innovation. This study addresses an HV nLDMOS as a fundamental structure with which to combine different drain-side SCR embedded architectures for improving ESD ability. A silicon-controlled rectifier (SCR) was built into the drain side, and discrete modulations were then employed on the anode region to even out the ESD transient current. In other words, this study utilized the discrete-anode method in the drain-side, thin-oxide definition (OD) region, together with a drain-side parasitic SCR, to strengthen the ability of the HV (60 V) nLDMOS to sense and resist the ESD pulse.

2. Testing Devices Layout {#sec2-sensors-18-03340}
=========================

2.1. 60-V High-Voltage n-Channel Lateral-Diffused MOSFET Reference Device {#sec2dot1-sensors-18-03340}
-------------------------------------------------------------------------

Conventional nLDMOSs often serve as ESD sensing and protection devices at the input or output ends of HV circuits because of their low on-resistance. However, nLDMOSs have an obvious weakness: they cannot be completely turned on in a multi-finger layout structure. Consequently, their ESD capability per unit width is very low, even at a very wide device width. [Figure 1](#sensors-18-03340-f001){ref-type="fig"} shows the three-dimensional (3D) structure diagram and device cross-section view of the original HV nLDMOS (the reference device). The tested components were fabricated by a TSMC 60-V 0.25-μm bipolar-CMOS-DMOS (BCD) process. The source and bulk were with a non-butted structure, and the nLDMOS transistor had a multi-finger layout pattern. The channel length (*L*) was 2 µm, the width of every finger (*W~f~*) was 100 µm, and the finger number (M) of each transistor was 6, leading to a total channel width (*W~tot~*) of 600 µm.

2.2. 60-V High-Voltage n-Channel Lateral-Diffused MOSFET-Silicon-Controlled Rectifier: Anode-Discrete Modulations {#sec2dot2-sensors-18-03340}
-----------------------------------------------------------------------------------------------------------------

The original wide-enough region on the drain side was used without adding any additional layout area for these HV LDMOSs with embedded SCRs. Meanwhile, from a circuit point of view, the electrical characteristics of this composite component can be changed little by appropriate optimization engineering, but the ESD reliability capability can be greatly improved. The drain side in an nLDMOS was planed in order to have three stripe zones. The zone-2 area was implanted with P^+^ dosages, which was equal to the sum of the zone-1 and -3 areas. Thus, an nLDMOS with an *n-p-n*-arranged SCR in the drain end was formed. [Figure 2](#sensors-18-03340-f002){ref-type="fig"}a shows the 3D structure of the HV nLDMOS-SCR drain-side stripe of the *n-p-n*-arranged type. In the same way, if the zone-1 and -3 areas were implanted with P^+^ dosages, but N^+^ dosages remained in the zone-2 area, and the areas sum of the zone-1 and -3 areas was equal to that of the zone-2 area, an nLDMOS with a *p-n-p*-arranged SCR in the drain end was fabricated. [Figure 2](#sensors-18-03340-f002){ref-type="fig"}b illustrates the 3D structure of the HV nLDMOS-SCR drain-side stripe *p-n-p*-arranged type.

Commonly, a traditional SCR has a notable disadvantage: its *V~h~* value is very low. To improve the *V~h~* and solve the current non-uniform distributed problems, the zone-2 area (the anode) on the drain side only of an nLDMOS with an *n-p-n*-arranged SCR structure was discretized. Then, each thin oxide definition (OD) area was set at 0.7-μm in length and width, and its center fabricated with a contact measuring 0.3 μm in length and width. Every OD with its central contact was defined as a discrete contact, and each row had six discrete contacts for the *n-p-n*-arranged and *p-n-p*-arranged types. The discrete number at the marked end represents the discrete row number at the embedded SCR anode end (drain side). In other words, as the discrete number decreases, the proportion of OD at the SCR anode end decreases. Here, there are six sets of different groups for the SCR's anode placement: 2, 3, 25, 47, 69, and 91. [Figure 3](#sensors-18-03340-f003){ref-type="fig"}a,b shows the schematics of the OD discrete groups DIS_3 and DIS_91 in an HV nLDMOS-SCR *n-p-n*-arranged type at the drain side. Similarly, [Figure 4](#sensors-18-03340-f004){ref-type="fig"}a,b shows the schematics of a 60-V HV nLDMOS-SCR *p-n-p*-arranged type at the drain side, with the OD discrete groups for the same parameters.

3. Transmission--Line--Pulse Testing Equipment {#sec3-sensors-18-03340}
==============================================

For experimental measurement, a transmission--line--pulse (TLP) testing system was applied and controlled by the LabVIEW environment platform. It manages the electronics subsystem and ultimately achieves the goal of fully automated testing. The output of this machine can provide a gradually increasing step-high voltage to a sample, and the short rising time for this square wave can also approximate the transient pulse of an ESD event. Then, this human-body model (HBM)-like equipment (TLP machine) can export testing waveforms with less than 10 ns rising/falling times and 100 ns pulse widths to evaluate the current-voltage (*I-V*) response of the DUT sample. Eventually, the precise ESD *I~t2~* value of the DUT is then obtained, and determined by whether the DUT leakage current is greater than 1 μA.

4. Measurement Results and Discussion {#sec4-sensors-18-03340}
=====================================

4.1. 60-V High-Voltage nLDMOS-Silicon-Controlled Rectifier: The Discrete n-p-n-Arranged Type {#sec4dot1-sensors-18-03340}
--------------------------------------------------------------------------------------------

The snapback *I-V* curves and corresponding physical parameters of the nLDMOS-SCR *n-p-n*-arranged type are presented in [Figure 5](#sensors-18-03340-f005){ref-type="fig"} and [Table 1](#sensors-18-03340-t001){ref-type="table"}. When the embedded SCR of the *n-p-n*-arranged type were inserted into the drain side of the nLDMOS, then the LDMOS and the embedded SCR form two parallel composite components. Since to the LDMOS drain-to-source distance is closer than that of the parasitic SCR anode to the cathode (source end) terminal, most of the ESD current flows to the LDMOS (the area occupied by this part became smaller compared to the reference DUT), and a small portion of ESD current was passed to the SCR. Consequently, the voltage had to be increased to trigger the component to conduct an ESD current. Therefore, the nLDMOS with the drain side-inserted SCR stripe *n-p-n*-arranged type required a higher trigger voltage (*V~t1~*) than the reference DUTs. When discrete modulation was applied to the anode end of the component's drain-side parasitic SCR, the component's *V~t1~* increased. The discrete method increased the SCR anode end's parasitic resistance, which was the main reason for the increase in *V~t1~*. Therefore, except for the discrete parameter 2 (DIS_2; the smallest area of the SCRs), *V~t1~* increased as the discrete parameter was decreased. [Figure 6](#sensors-18-03340-f006){ref-type="fig"} shows the trend in *V~t1~*. Meanwhile, the holding voltage (*V~h~*) was also related to on-resistance (*R~on~*). When the SCR's anode end was discrete, as [Figure 6](#sensors-18-03340-f006){ref-type="fig"} indicates, except for DIS_2, *V~h~* slowly and gradually increased as the discrete parameter was decreased.

The trend for the secondary breakdown current (*I~t2~*) is shown in [Figure 7](#sensors-18-03340-f007){ref-type="fig"}. The drain side of the nLDMOS embedded with a stripe or discrete SCR *n-p-n*-arranged type formed a parallel composite circuit. Therefore, the *I~t2~* values of the stripe or discrete *n-p-n* arrangement were higher than the reference DUT, except for the DIS_2 sample. Moreover, the *I~t2~* values of nLDMOS-SCR discrete *n-p-n*-arranged type tends to decrease with the smaller discrete parameters, mainly due to the reduction of the area occupied by these embedded SCRs. For the discrete homogeneous DIS_91 sample, the *I~t2~* value is highest, and higher than that of the nLDMOS-SCR *n-p-n*-arranged stripe type sample (*I~t2~* = 2.096 A). This is due to the silicon substrate being a positive temperature coefficient material, and the discrete architecture helps to increase the conduction area. Therefore, the ESD (*I~t2~*) capability of DIS_91 has an optimum value of 2.157 A, which is 17.7% higher than the reference group *I~t2~* = 1.833 A.

4.2. 60-V High-Voltage nLDMOS-Silicon-Controlled Rectifier: The Discrete p-n-p-Arranged Type {#sec4dot2-sensors-18-03340}
--------------------------------------------------------------------------------------------

The snapback *I-V* curves and corresponding physical parameters of nLDMOS-SCR *p-n-p*-arranged type are presented in [Figure 8](#sensors-18-03340-f008){ref-type="fig"} and [Table 2](#sensors-18-03340-t002){ref-type="table"}. Similarly, when the embedded SCR of the *p-n-p*-arranged type was inserted into the drain side of the nLDMOS, then the LDMOS and the embedded SCR formed two parallel composite components. It can be seen from [Figure 8](#sensors-18-03340-f008){ref-type="fig"} and [Table 2](#sensors-18-03340-t002){ref-type="table"} that the nLDMOS with a drain-side parasitic SCR of the *p-n-p*-arranged type has obvious SCR characteristics, whether it is the stripe or discrete type. This is because the SCR conduction path in the *p-n-p*-arranged type from the anode terminal to the cathode (source end) is shorter than the conduction path of the nLDMOS---most of the ESD current flows to the SCR. Therefore, there is a very strong ESD (*I~t2~*) capacity per unit width for these samples. In addition, the HV SCR has a lower on-resistance than the same-process LDMOS; the trigger voltage (*V~t1~*) of the *p-n-p*-arranged stripe type will be lower than that of the reference nLDMOS \[[@B25-sensors-18-03340]\]. This study also discovered that when the anode end of an nLDMOS-SCR in the *p-n-p*-arranged type was discretely modulated, the component's *V~t1~* increased. However, the *V~t1~* and *V~h~* values increased as the discrete number decreased in the *p-n-p*-arranged discrete type, as shown in [Figure 9](#sensors-18-03340-f009){ref-type="fig"}. Here, *V~h~* was related to *R~on~*---as the SCR's anode end was discrete, *V~h~* values slowly and gradually increased. Finally, the ESD (*I~t2~*) capability of the nLDMOS-SCR *p-n-p*-arranged type is shown in [Figure 10](#sensors-18-03340-f010){ref-type="fig"}; *I~t2~* values are higher than 7 A (due to the power limitation of the TLP testing system, measurement was stopped when the current of DUTs was \>7 A), except for the DIS_3 and DIS_2 parameters (SCR conduction areas were too small).

4.3. High-Voltage nLDMOS and nLDMOS-Silicon-Controlled Rectifier TCAD Simulation and Verification {#sec4dot3-sensors-18-03340}
-------------------------------------------------------------------------------------------------

The value of the *I~t2~* component is actually the maximum current that can be conducted before the component reaching the physical melting point---that is, the last moment before the component is destroyed. Therefore, the lattice temperature of a DUT in a simulation is related to the ESD capability value. If a component's lattice temperature is higher as the bias conditions in simulation are kept the same, it means that this tested sample will be less resistant to a high ESD current. [Figure 11](#sensors-18-03340-f011){ref-type="fig"} presents the lattice temperature distribution of 60-V nLDMOS devices by the (a) reference DUT, (b) drain-side parasitic SCR *n-p-n*-arranged type, and (c) drain-side parasitic SCR *p-n-p*-arranged type. Clearly, the parasitic SCR structures in [Figure 11](#sensors-18-03340-f011){ref-type="fig"}b,c had low on-resistance under the same drain trigger conditions, and thus had the characteristic of low power consumption (with more lower-lattice-temperature distributed profiles), and eventually they could discharge higher ESD currents. For [Figure 11](#sensors-18-03340-f011){ref-type="fig"}c especially, the nLDMOS with a drain-side parasitic SCR *p-n-p*-arranged type has a shortest conduction path for the SCR, with obvious SCR characteristics. In other words, it is found from the lattice temperature distribution diagram of [Figure 11](#sensors-18-03340-f011){ref-type="fig"}a that the reference sample has higher lattice temperature profile than the *n-p-n*-type or the *p-n-p*-type, and the high lattice temperature regions will concentrate on the entire drain region. As shown in [Figure 11](#sensors-18-03340-f011){ref-type="fig"}b,c, it is found that the lattice temperature distribution of the *p-n-p*-type is lower lattice temperature profiles over the entire flow path than the *n-p-n*-type. Unlike the *n-p-n*-type high lattice-temperature profile, the *p-n-p*-type profile has a lower lattice temperature distribution in the drain region. Therefore, the TCAD simulation results also confirmed that an nLDMOS parasitic SCR with a *p-n-p*-arranged type will more effectively enable the protective component, in order to discharge the ESD current.

5. Conclusions {#sec5-sensors-18-03340}
==============

HV nLDMOS drain-side embedded SCR *n-p-n*- and *p-n-p-*arranged types, whether strip or discrete type (except for the small discrete number groups), can significantly improve the ESD (*I~t2~*) value. Among these, the drain-side embedded SCR *p-n-p-*arranged type has strong SCR characteristics, and the ESD robustness is excellent (*I~t2~* \> 7 A); for the *n-p-n-*arranged type, the *I~t2~* value has an optimal value of 2.157 A (at the same group), as the discrete parameter is 91, which is higher than the corresponding *n-p-n* strip type and reference DUTs. In addition, the parasitic SCR at the drain end causes a slight decrease in *V~h~*, especially for the *p-n-p-*arranged type. Generally, the stronger the SCR characteristics, the more significant in the *V~h~* decreasing. However, the holding voltage (*V~h~*) generally increases as the number of OD discrete groups decreases (and the on-resistance (*R~on~*) increases). Finally, it was verified by the TCAD simulation results that the drain-side parasitic SCR structure (especially for the embedded SCR *p-n-p-*arranged type) has a more uniform and deeper conduction path under the same triggering conditions than the *n-p-n-*arranged type. Then, combined with low power consumption, it allows for higher ESD dissipative currents.
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![(**a**) Three-dimensional (3D) structure diagram, and (**b**) device cross-section view of an n-channel lateral-diffused MOSFET (nLDMOS) (reference device).](sensors-18-03340-g001){#sensors-18-03340-f001}

![3D structure diagram of an nLDMOS-silicon-controlled rectifier (SCR) stripe: (**a**) *n-p-n*-arranged and (**b**) *p-n-p*-arranged.](sensors-18-03340-g002){#sensors-18-03340-f002}

![Schematic diagram of an nLDMOS-SCR (*n-p-n*-arranged and discrete-anode type): (**a**) DIS_3 and (**b**) DIS_91.](sensors-18-03340-g003){#sensors-18-03340-f003}

![Schematic diagram of an nLDMOS-SCR (*p-n-p*-arranged and discrete-anode type): (**a**) DIS_3 and (**b**) DIS_91.](sensors-18-03340-g004){#sensors-18-03340-f004}

![Snapback current-voltage curves and leakage currents of nLDMOS-SCR (*n-p-n*-arranged) tested samples.](sensors-18-03340-g005){#sensors-18-03340-f005}

![*V~t1~* and *V~h~* diagrams of the nLDMOS-SCR (*n-p-n*-arranged) tested samples.](sensors-18-03340-g006){#sensors-18-03340-f006}

![*I~t2~* diagrams of the nLDMOS-SCR (*n-p-n*-arranged) tested samples.](sensors-18-03340-g007){#sensors-18-03340-f007}

![Snapback *I-V* curves and leakage currents of nLDMOS-SCR (*p-n-p*-arranged) tested samples.](sensors-18-03340-g008){#sensors-18-03340-f008}

![*V~t1~* and *V~h~* diagrams of the nLDMOS-SCR (*p-n-p*-arranged) tested samples.](sensors-18-03340-g009){#sensors-18-03340-f009}

![*I~t2~* diagrams of the nLDMOS-SCR (*p-n-p*-arranged) tested samples.](sensors-18-03340-g010){#sensors-18-03340-f010}

###### 

Lattice temperatures distribution of 60 V HV nLDMOS (**a**) reference device, (**b**) drain-side *n-p-n*-arranged type, and (**c**) drain-side *p-n-p*-arranged type stressing at the same trigger condition.

![](sensors-18-03340-g011a)

![](sensors-18-03340-g011b)

sensors-18-03340-t001_Table 1

###### 

Snapback key parameters of the nLDMOS-SCR (*n-p-n*-arranged) tested samples.

  ----------------------------------------------------------------------------------------
  nLDMOS + Drain SCR            *V~t1~* (V)   *V~h~* (V)   *I~t2~* (A)\    
                                                           (mean ± σ)      
  ----------------------------- ------------- ------------ --------------- ---------------
  **Ref. DUT (nLDMOS)**         92.941        11.587       1.833 ± 0.083   

  **nLD-SCR npn Stripe type**   93.114        12.006       2.096 ± 0.214   

  ***n-p-n*-type**              **DIS_91**    93.313       12.138          2.157 ± 0.034

  **DIS_69**                    93.494        12.148       2.144 ± 0.078   

  **DIS_47**                    93.518        12.175       2.121 ± 0.163   

  **DIS_25**                    93.559        12.378       2.034 ± 0.019   

  **DIS_3**                     93.683        12.616       1.936 ± 0.066   

  **DIS_2**                     93.41         12.472       1.792 ± 0.024   
  ----------------------------------------------------------------------------------------

sensors-18-03340-t002_Table 2

###### 

Snapback key parameters of the nLDMOS-SCR (*p-n-p*-arranged) tested samples.

  ------------------------------------------------------------------------------
  nLDMOS + Drain SCR            *V~t1~* (V)   *V~h~* (V)   *I~t2~* (A)\    
                                                           (mean ± σ)      
  ----------------------------- ------------- ------------ --------------- -----
  **Ref. DUT (nLDMOS)**         92.941        11.587       1.833±0.083     

  **nLD-SCR pnp Stripe type**   85.971        10.863       \>7             

  ***p-n-p*-type**              **DIS_91**    86.189       10.358          \>7

  **DIS_69**                    87.889        10.401       \>              

  **DIS_47**                    88.661        11.106       \>7             

  **DIS_25**                    91.287        11.051       \>7             

  **DIS_3**                     92.326        13.220       1.59 ± 0.2      

  **DIS_2**                     95.445        14.434       1.618 ± 0.084   
  ------------------------------------------------------------------------------
